ASIC Design Engineer - Stuttgart - 12 Month Contract

Stuttgart, Baden-Württemberg  ‐ Vor Ort
Dieses Projekt ist archiviert und leider nicht (mehr) aktiv.
Sie finden vakante Projekte hier in unserer Projektbörse.

Schlagworte

VLSI Kommunikation Halbleiter FPGA Asic

Beschreibung

ASIC Design Engineer - Stuttgart - 12 Month Contract

We are recruiting for an experienced ASIC design engineer to join a leading semiconductor client of based in the in the Stuttgart area. My client has recently opened a new office and is looking for an experienced ASIC design engineer.

You will be part of a team designing and implementing SoC's for cutting edge applications.

Responsibilities

· Design low power, low voltage ICs, microprocessor and DSP systems and RTL design
· Perform logic synthesis and DfT/ATPG for low power sensor ICs
· Document and present results

Experience

· Excellent understanding of VLSI/ASIC design
· Good understanding of data processing architectures including memory hierarchy, DMA and bus structure.
· Excellent knowledge of VHDL/Verilog
· Hands-on experience with FPGA and lab measurement
· Knowledge of low power techniques (CPF method beneficial)
· Excellent communication skills required.
Start
ab sofort
Dauer
12 Monate
Von
Optimus Search GmbH
Eingestellt
18.11.2022
Ansprechpartner:
Stanley Roberts
Projekt-ID:
2500588
Vertragsart
Freiberuflich
Um sich auf dieses Projekt zu bewerben müssen Sie sich einloggen.
Registrieren