Software Verification Engineer - Germany

Hamburg  ‐ Vor Ort
Dieses Projekt ist archiviert und leider nicht (mehr) aktiv.
Sie finden vakante Projekte hier in unserer Projektbörse.

Schlagworte

Beschreibung

Software Verification Engineer - Germany, Software Verification Engineer - Germany, Software Verification Engineer - Germany

Software Verification Engineer - Germany, Software Verification Engineer - Germany, Software Verification Engineer - Germany

Verification job description:

Verification of digital Designs
Consulting project leader in effort planning for verification
Define and Implement the SmartMX verification environment
Develop SmartMX block and system-level test benches and verification environments using appropriate verification languages.
Evaluate new verification tools in cooperation with CAD support
Develop support utilities for verification automation, test bench automation, regression and other verification enhancements to improve productivity and functional coverage.
Mentor design/verification team and provide technical support for verification activities
Specify and implement verification tests and test suites
Execute verification and analyze verification results in cooperation with block-owner, propose design changes, regression test analysis including time constraint solving Verification job skills:
Experience in ASIC/SoC verification methods, tools and flows and should have participated in successful completion of at least one ASIC/SoC project from Specifications to Silicon.
good understanding of Embedded processor based SoC architecture
completed verification of one or more Embedded processor based SoC.
knowledgeable on ASIC verification methodologies and levels - functional, RTL, gate level, timing, etc., DFT and BIST and processor verification.
assertion based coverage driven verification (code & functional coverage), constraint random test generation.
good understanding about different modelling schemes - TLM, behavior/abstract level, cycle accurate, etc
experience in Make and proficient in Scripting using Perl, Tcl, etc.
worked on developing verification environment and test cases
conducted functional simulations, exposure to functional coverage and bug management schemes.
analytical, goal-oriented
self motivated, taking initiative
strong communication, team-player

skills:
Std. Verification Engineer
experience:
> 5 years

skills:
very good communication skill
experience:
3-5 years

skills:
very good analytical skill
experience:
3-5 years

sector know-how:
Semiconductor
experience:
3-5 years

foreign language:
German nice to have

project language:
English

seniority:
> 5

Start
ab sofort
Von
Infoplus Technologies UK Ltd
Eingestellt
08.02.2013
Projekt-ID:
486684
Vertragsart
Freiberuflich
Um sich auf dieses Projekt zu bewerben müssen Sie sich einloggen.
Registrieren